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This application claims the benefit of U.S. provisional
Patent Application Ser. No. 60/610,830, filed Sep. 17, 2004
for a "Back-Illuminated Visible Imager" by Bedabrata Pain
and Thomas J Cunningham and U.S. Provisional Patent
Application Ser. No. 60/610,831, filed Sep. 17, 2004 for
"Architecture and Methods for High-Efficiency Visible
Imager Implementation" by Bedabrata Pain, the disclosure of
all of which is incorporated herein by reference in its entirety.
This application is also related to U.S. application Ser. No.
11/226,902 for a "Method for Implementation of Back-Illu-
minated CMOS or CCD Imagers" filed on the same date of
the present application, also incorporated herein by reference
in its entirety.
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reflections and occultations at metal edges. Increased cross-
talk is due to a large separation (determined by the ILD
thickness) between the silicon and color-filter layers, and due
to lateral movement of focus point as the angle of acceptance
5 is changed.
In other words, the front-side illumination structure of FIG.
1 suffers from poor QE and angular response uniformity,
increased optical cross-talk, and stray-light coupling, espe-
cially as the pixel size is scaled. The addition of an anti-
10 reflection coating is nearly impossible because of the pres-
ence of multi-layers with unfavorable dielectric constants and
due to non-planarity of the photo-collection junction.
Technology scaling actually makes the problem worse,
since the number of metals, and the thickness of ILDs
15 increases with scaling, resulting in an even higher skewing of
the aspect ratio. Furthermore, the introduction of low-k
dielectric, and use of alternate metals (e.g. Cu) for intercon-
nection is expected to further exacerbate the problems
through increased absorption and scattering in the metal-
20 dielectric stack.
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STRUCTURE FOR IMPLEMENTATION OF
BACK-ILLUMINATED CMOS OR CCD
IMAGERS
CROSS REFERENCE TO RELATED
APPLICATIONS
STATEMENT OF FEDERAL INTEREST	 SUMMARY
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the
provisions of Public Law 96-517 (35 USC 202) in which the
Contractor has elected to retain title.
FIELD
The present disclosure relates to imagers and, in particular,
to a backside illuminated imager.
BACKGROUND
Current commercial CMOS imagers are front-illuminated.
FIG.1 shows a vertical cross-section of the optical collection
part of a front-illuminated pixel.
The photodetector 10 comprises an ion-implanted cathode
20 on an epitaxial or substrate silicon layer 30 that acts as the
anode. The photodetector 10 is mechanically supported by a
thick (about 0.5 to 0.7 mm) silicon substrate 40, in keeping
with conventional VLSI micro-fabrication paradigm.
FIG. 1 also shows metal layers 50 for interconnection of
circuits and photo-detectors fabricated on the epitaxial silicon
layer 30. The metal layers 50 are separated and protected by
inter-layer dielectric (ILD) 60.
The main problem of imaging with a structure as shown
schematically in FIG.1 is the increased distance between the
point 70 where light enters the system and the silicon 30
where light is detected, i.e. converted to photoelectrons. As
shown in FIG. 1, light has to travel trough many layers of
dielectric and interconnect metal layers (metal bus lines)
suffering multiple reflections, obscurations, and deflections,
before it is actually collected by silicon. For a small sized
pixel, the aspect ration between the vertical distance to the
photodiode width can be as high as 3:1. This is akin to shining
flash light in a canyon. Due to the increased distance between
the color-filter/micro-lens and the silicon surface, the device
suffers from poor collection efficiency, low sensitivity, low
quantum efficiency (QE), increased cross-talk, and poor
angular response.
QE loss occurs due to a loss of optical fill factor (defined as
the ratio of the optical collection area to the pixel area),
especially as the pixel size is scaled. Poor angular response
results from the increase in the aspect ratio, especially as the
pixel size is scaled down as well as from increased unwanted
According to a first aspect, a backside illuminated imaging
25 structure is disclosed, comprising: a passivation layer; a sili-
con layer connected with the passivation layer, acting as a
junction anode, the silicon layer adapted to convert light
passing through the passivation layer and collected by the
imaging structure to photoelectrons; a semiconductor well of
so a first conductivity type, located opposite the passivation
layer with respect to the silicon layer, acting as a junction
cathode; and a reflector layer adapted to receive photons
passing through the silicon layer and to reflect the photons
back to the silicon layer.
35 According to a second aspect, a backside illuminated imag-
ing structure is disclosed, comprising: a base layer; a silicon
device layer connected with the base layer, wherein light is
absorbed in the silicon device layer, through a surface of the
40 silicon device layer not connected with the base layer, withoutpassing through the base layer; and metal pads, facing an
illumination side of the structure and connected with the
surface of the silicon device layer not connected with the base
layer.
45 According to a third aspect, a wafer is disclosed, compris-
ing: a passivation layer; a silicon layer connected with the
passivation layer, the silicon layer comprising a photodiode
array, adapted to convert light passing through the passivation
layer; inter-layer dielectric connected with the silicon layer;
50 and a base connected with the inter-layer dielectric.
According to a fourth aspect, a light detection method is
disclosed, comprising: providing a junction comprising a
junction cathode and a silicon layer acting as a junction
anode; connecting a passivation layer to the silicon layer on a
55 side of the silicon layer opposite the junction cathode; input-
ting light to the silicon layer through the passivation layer,
whereby light is detected in the silicon layer; and providing a
reflector to receive photons passing through the silicon layer
and to reflect the photons back to the silicon layer.
60 According to a fifth aspect, an illumination method is dis-
closed, comprising: providing a base layer; providing a sili-
con device layer having a first surface not connected with the
base layer and a second surface connected with the base layer;
connecting metal pads with the first surface of the silicon
65 device layer; impinging light through the first surface of the
silicon device layer; and absorbing light in the silicon device
layer.
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The structure in accordance with the present disclosure is
extremely planar and provides a 100% optical fill factor, thus
providing absence of obscurations. Since light does not have
to travel through the thick ILDs to reach the anodic silicon,
the structure has a low aspect ratio between the vertical and
lateral dimension, resulting in excellent angular response and
low optical crosstalk. Absence of obscurations, unwanted
reflections, deflections and absorption enable imager devel-
opment with superior angular response, sensitivity and QE.
A first advantage of the structure of the present disclosure
is high quantum efficiency due to the presence of a 100% fill
factor notwithstanding the presence of other MOSFETs near
the junction diode.
A second advantage of the structure of the present disclo-
sure is an excellent angular response due to the direct cou-
pling of light into silicon without the presence of obscurations
and unwanted reflections from multiple metal layers and
ILDs that would have been present if optical illumination
would have been carried out through the ILDs, as well as due
to elimination of the distance between the point where the
light enters the device and where it is converted into photo-
electrons.
A third advantage of the structure of the present disclosure
is an efficient implementation of microlens and anti-reflec-
tion coatings due to the availability of a planar surface for
optical collection.
Further, the structure of the present disclosure allows inte-
gration of appropriate capacitors and other signal condition-
ing circuits for electronic shuttering, ADC implementation,
gain-ranging and so on. Still further, compatibility with next
generation metals (e.g. Cu) and low-k dielectrics is provided,
since in the structure of the present disclosure, light does not
travel through the ILDs to reach the optical conversion layer.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 shows a vertical cross-section of the optical collec-
tion part of a prior art front-illuminated pixel.
FIG. 2 shows a cross section of the optical collectionpart of
a backside illuminated pixel for the CMOS/CCD imager in
accordance with the present disclosure.
FIG. 3 shows a wavelength as a function of absorption
depth.
FIG. 4 shows a prior art backside illuminated structure.
FIG. 5 shows a backside illuminated structure in accor-
dance with an embodiment of the present disclosure.
FIG. 6 shows a flowchart of a prior art technique for fab-
ricating imaging structures.
FIG. 7 shows cross sectional views of a prior art technique
for fabricating imaging structures.
FIG. 8 shows a flowchart of a technique for fabricating
imaging structures in accordance with the present disclosure.
FIGS. 9A-9E show cross sectional views of a technique for
fabricating imaging structures in accordance with the present
disclosure.
FIG. 10 shows a schematic view of a combination of FIGS.
2 and 9E seen at the wafer level.
FIG. 11 shows a cross sectional view of a combined SOI
bulk-CMOS process at the wafer level to fabricate an array of
imaging devices.
FIG. 12 shows a circuital diagram of the structure of FIG.
11.
DETAILED DESCRIPTION
In accordance with the present disclosure, a backside illu-
minated imaging architecture is provided.
4
FIG. 2 shows a cross section ofthe optical collectionpart of
a backside illuminated pixel for the CMOS/CCD imager in
accordance with the present disclosure.
The photodetector 110 comprises a deep implanted n-well
5 120 acting as a junction cathode and a low-doped epitaxial
silicon layer 130 acting as the anode. The photodetector 110
is mechanically supported by a substrate 140. The substrate
140 can be a glass or organic substrate.
10 Similarly to FIG. 1, FIG. 2 also shows metal layers 150 forinterconnection of circuits and photo-detectors fabricated on
the epitaxial silicon layer 130. The metal layers 150 are sepa-
rated and protected by inter-layer dielectric (ILD) 160.
FIG. 2 also shows a passivation layer 210 applied on the
15 anodic silicon layer 130. The passivation layer 210 allows
dark current to be brought down to acceptable levels and
sufficient QE to be obtained. Also shown in FIG. 2 is an
anti-reflection coating 220 and a microlens 230. Also a color
filter can be provided. The passivation layer 210 also allows
20 preventing damage to the underlying silicon 130 during the
deposition of the coating 220, color filters and microlens 230.
The person skilled in the art will notice that in the device
according to the present disclosure the light collection point is
brought closer to the photodetector.
25 Next to the junction cathode 120, an additional p-type
implant 125 can be added to prevent pixel to pixel crosstalk.
Further, a reflector layer 240 can be embedded in the ILD 160
to provide better red response by making the longer wave-
length photons make multiple passes through the anodic sili-
30 con 130. The metal reflecting layer 240 (made, for example,
of Al or Cu) also prevents long wavelength (red) crosstalk
between pixels by preventing unwanted reflections.
In this paragraph, the process for fabricating the metal
reflecting layer 240 will be briefly discussed. A CMOS pro-
35 cess comprises multiple metal stacks. One of the metal layers
will be reserved for implementing the total reflecting layer
240. The reflecting layer allows to improve red response and
red cross-talk. The absorption depth of light in silicon
increases with increasing of the wavelength of light. Absorp-
40 tion depth refers to the depth at which 63% of the incident
light is absorbed and converted into photoelectrons.
The wavelength dependence of absorption is well known,
and is shown in FIG. 3. It can be seen that the absorption depth
45 is only 0.1 µm at 400 µm (blue light), but reaches >5 µm at 700
µm (red light).
If the device silicon is only 3-4 µm thick, a substantial
portion of the red and near infrared light goes through the
silicon unabsorbed in the back-illuminated imager structure.
50 These photons are then scattered back at different depth from
different interfaces (e.g., ILD-based interface), and are then
captured by the silicon. These spurious and scattered reflec-
tions vastly diminish image quality by generating a number of
image artifacts, such as ghosting, halo from diffuse back-
55 ground, image blurring, and etaloning.
The presence of the layer 240 in accordance with the
present disclosure eliminates these unwanted reflections. The
metal reflector layer is patterned and aligned with the pixel
structures to provide directed reflection, suppressing spurious
60 light coupling. Also, being part of the CMOS process, these
reflectors reside close to the silicon surface. The layer 240
serves two purposes. First, it reflects back unabsorbed light
from close to the silicon surface so that it may be quickly
absorbed in the device silicon increasing the red sensitivity.
65 Secondly, by being close to the device silicon layer and pro-
viding a highly reflective surface, it provides directed reflec-
tion and suppresses scattered and spurious reflection, improv-
US 7,615,808 B2
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ing picture quality. The presence of a layer 240 works best 	 absorption depth of shorter wavelength light is very small).
	
with a microlens on top that focuses the light to a small known	 In order to passivate these traps, non-conventional tech-
spot.	 niques need to be used, since high temperature steps cannot
	
Back-illuminated imagers are known as such. As shown in 	 be used for annealing implants due to the presence of
	
FIG. 4, those imagers are implemented with a silicon device	 5	 metals with low melting point in the front side of the wafer.
	
layer 500 (functionally similar to the silicon layer 130 of FIG.	 The use of non-conventional passivation techniques also
	
2) mounted on a transparent substrate 510, with metal bond-	 precludes their use at a wafer scale.
	
ing pads 520 residing on the frontside of the chip. The trans- 	 4. Wafer-level processing instead of die-level processing.
	
parent substrate 510 provides mechanical support and has, 	 FIG. 6 shows a series of steps in accordance with a prior art
therefore, a thickness of several hundreds µm. Light passes io thinning process. As indicated in the figure, thinning occurs
	
through the transparent substrate 510 before getting absorbed 	 after dicing the wafer into individual dies.
	
in the silicon imager residing underneath it. Since the metal 	 FIG. 7 shows a die-level technique for fabricating an imag-
	
pads 520 reside on the side opposite to that where light enters 	 ing structure in accordance with the process of FIG. 6. An
	
the imager, a non-standard packaging scheme must be used. 	 epitaxial silicon layer 310 is grown on a heavily doped sub-
FIG. 5 shows a different approach, in accordance with an 15 strate 320 using a conventional MOS micro-fabrication pro-
	
embodiment of the present invention. The metal pads 525 are	 cess flow, and the heavily doped p+ substrate 320 is later
	
brought out through the back of the silicon wafer, and 	 etched away after all MOS processing including metalliza-
	
mechanical support in form of the bonded base 515 lies 	 tion has been carried out. FIG. 6 also schematically shows a
underneath the silicon 505. 	 device layer 330, an ILD layer 340 and a backing material
The structure of FIG. 5 provides several advantages. A first 20 350.
	
advantage is that the conventional structure of FIG. 4, light 	 The above mentioned approach suffers from two limita-
	
has to pass through hundreds of µm of transparent material	 tions. First, lack of appropriate etch stops results in uncon-
	
510 before getting absorbed in the silicon layer 500. This	 trolledp-layer thickness. Etching of silicon is done either as a
	
results in greatly reduced angular response and vastly 	 timed-etch or through the use of a dopant-selective etch stop.
degraded optical cross-talk. In the structure of FIG. 5, there is 25 Since the ratio of the starting thickness of the p+ substrate to
	
no spacer 510 between the entrance point of light and its	 the final p-layer thickness is very high (about 50-100), it is
	
collection point. Elimination of the spacer 510 is important to 	 very difficult to reliably produce the final structure (right side
	
improved angular response and prevention of optical cross- 	 of FIG. 7) with uniform and accurately controlled p-layer
talk.	 thickness. The latter approach suffers from the availability of
A second advantage is that the thickness of the spacer 3o appropriate dopant-selective silicon etches.
	
material 510 in the conventional structure makes it impos-	 Secondly, the approach of FIG. 7 can result in an unwanted
	
sible to apply and align color filters, anti-reflection coatings, 	 imaging structure. Due to high temperature processing inher-
	
and/or microlens. By eliminating the spacer 510, the structure	 ent in silicon micro-fabrication, the interface between the p+
	
of FIG. 4 enables very efficient color filter, anti-reflection 	 substrate 320 and the p-epitaxial layer 310 is not sharply
coating and microlens integration, both in terms of optical 35 defined as the schematic cross section of the left portion of
performance and ease of alignment. 	 FIG. 7 may appear to imply. The smearing of dopants at the
	
A further advantage is that, in the structure of FIG. 5, the 	 310-320 interface results in unwanted doping of the p-layer
	
metal pads 525 reside on the same side of light entrance.	 320, causing a loss of imaging performance. In addition, this
	
Thus, the structure of FIG. 5 is fully compatible with standard	 smearing also impairs the ability to generate a p-layer accu-
packaging schemes and processes, enabling a low-cost and 4o rately controlled thickness since a dopant-selective etch-stop
reliable solution. 	 would have required an abrupt doping transition from the p+
	
In the following, methods for fabricating the imager of 	 substrate 320 and the p-epitaxial layer 310.
FIGS. 2 and 5 will be discussed.	 Further, after thinning, the interface trap density at the
	
The main challenges in generating the structures shown in	 unterminated silicon surface is unacceptably high, while a
FIGS. 2 and 5 are the following:	 45 naturally formed native oxide (about 20 A thickness) causes
1.Accurate formation of the epitaxial silicon layer of appro- 	 the surface to become positively charged. Unwanted band-
	
priate thickness, for example of the order of 5-15 µm, with 	 bending and the presence of dangling bonds result in a loss of
	
surface non-planarity <X/10, where X is the shortest wave- 	 QE and unacceptably high dark currents, rendering the struc-
	
length to be detected. Wafer level backside thinning 	 ture shown in FIG. 6 incapable of being used for imaging.
	
requires thinning a 500-700 µm wafer down to 5-15 µm of 	 50	 Surface passivation of the structure shown in FIG. 7 pre-
	
end thickness uniformly (with residual local non-unifor- 	 sents its own set of unique problems. Since the thinning and
	
mity less than 50 mu) over an entire 200-300 mm wafer. 	 passivation can be being carried out as a post-metallization
	
Lack of uniformity results from the absence of appropriate	 process step, high temperature (>400° C.) processing steps
	
etch stop. Most etch stops rely on the difference in silicon 	 should not be allowed, since the front side can already be
doping to terminate the etching. This is an extremely dif-  55 covered with low melting point metals (e.g. Al). Therefore, in
	
ficult proposition since, after the thermal process that is 	 such cases, surface passivation through implantation cannot
	
inherent in semiconductor micro-fabrication, the boundary 	 be used, since implant activation requires high temperature
	
between a heavily doped region and a lightly doped region 	 anneal.
is severely smeared out. 	 To overcome this problem, refractory metals and multiple
2. Formation of structures for minimization of carrier collec-  60 polysilicon layers can be used for interconnection. However,
tion by diffusion.	 such techniques are not compatible with a CMOS process
3. Passivation of the silicon surface exposed to light, i.e.	 flow that uses metals with low melting points. Other passiva-
	
reduction of the dangling bonds and interface trap density 	 tion techniques include UV-flooding, flash gates (MBE
	
to a level commensurate with imaging. Following thinning,	 deposited monolayer of metal), boron doping followed by
the exposed silicon surface has a high density of interface 65 high energy pulsed laser anneal, low pressure oxide deposi-
	
traps that result in orders of magnitude increase in dark 	 tion, and delta doping through molecular beam epitaxy
	
current and loss of blue quantum efficiency (since the	 (MBE).
US 7,615,808 B2
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The above mentioned processes are complex and require 	 oxide layer renders additional passivation unnecessary, elimi-
non-conventional tools, making them incompatible with high 	 nating the need for additional passivation that could not only
volume silicon microfabrication, and causing severe loss of
	
difficult to achieve but also incompatible with standard VLSI
reliability and yield. Thus, it is typical for CCD thinning to be 	 processing. Since the passivation is automatic, resulting from
carried out at die level and not at the wafer level, and is one of 5 the use of starting material 410, the process flow described in
the main reasons why backside illuminated imagers could 	 FIGS. 9A-9E is fully CMOS compatible and can be carried
suffer from poor reproducibility, yield, and reliability issues. 	 out at the wafer level.
The following paragraphs will present a method which 	 Furthermore, since the device silicon is separated from the
overcomes the above problems and is equally applicable for 	 handle wafer through the buried oxide, no unintentional dop-
CCD or CMOS imager implementation. 	 io ing of the device silicon occurs during CMOS processing.
FIG. 8 shows a series of steps of a thinning process in	 Thus, it becomes possible to choose appropriate doping of the
accordance with an embodiment of the present disclosure. As 	 device silicon layer during the time of starting material selec-
shown in the third step of FIG. 8, thinning occurs at wafer- 	 tion without it being altered by processing steps. This is
level, and not at die-level as in the prior art. In the approach 	 particularly critical, since high charge collection efficiency
according to FIG. 8, the above mentioned problems are 15 (minimization of the field-free region) requires lower device
solved in the following ways.	 silicon doping that is difficult to achieve in bulk CMOS wafer
Use of a new starting material with a pre-passivated silicon 	 that has undergone a bulk CMOS process.
surface. Pre-passivation is carried out by growing S'0 2 on the	 FIG. 9E shows a final step in the process, i.e. deposition of
silicon surface.	 anti-reflection coating 470 for improved optical coupling
Use of an accurate etch-stop. The structure comprises a 20 through a suppression of reflection at the S'—S'02 interfaces.
buried oxide layer that acts as an accurate etch-stop for sili- 	 Since the resultant structure is fully planar and has only a
con. For instance, the etching rate of silicon with TMAH 	 single S'02 layer (as opposed to multilayer dielectrics), it
(tetramethylammonium hydroxide) at 90° C. is four orders of 	 allows complete freedom to create and optimize an antire-
magnitude higher than that of S'02.	 flection layer that would have been possible if the light trav-
Protection of the backside silicon surface. In the process 25 eled through the multilayer and non-uniform ILD in the front-
according to the present disclosure, backside etching stops at 	 illumination case.
the buried S'02 that sits on top of the device silicon (where the 	 FIG. 10 shows a schematic view of a combination of FIGS.
imager resides). Since the device silicon is never exposed 	 2 and 9E seen at the wafer level. A bonded base 600 (see also
during the thinning process, the silicon surface is protected	 element 140 in FIG. 2, element 515 in FIG. 5 and element 460
from the deleterious effects of etching. Thus, unlike conven- 30 in FIGS. 9C-9E) is connected to inter-layer dielectric (ILD)
tional backside thinning approaches, no interface traps are 	 610 (see also element 160 in FIG. 2 and element 450 in FIGS.
created on the silicon backside as a result of backside etching. 	 913-9E). ILD 610 is connected to a silicon layer 620 (see also
Thus, in the approach according to the present disclosure,	 element 130 in FIG. 2, element 505 in FIG. 5 and element 430
there is no need for post-thinning passivation of the backside, 	 in FIGS. 9A-9E). Photodiodes 630 and MOS gates 640 are
solving one of the major problems of backside illuminated 35 disposed between ILD 610 and the silicon layer 620. Also
imager implementation. 	 shown is a plurality of metal reflectors 650 (see also element
FIGS. 9A-9E show a wafer-level technique for fabricating 	 240 in FIG. 2). A passivation layer 660 (see element 210 of
an imaging structure in accordance with the process of FIG. 8. 	 FIG. 2) is disposed on top of silicon layer 620, and anti-
In accordance with the embodiment of FIGS. 9A-9E,	 reflection coating 670 (see element 220 of FIG. 2) is disposed
instead of using a conventional bulk CMOS wafer comprising 4o above the passivation layer 660. A plurality of microlenses
a p-epitaxial layer grown on a heavily-dopedp-type substrate, 	 680, together with a color filter 690 is also shown. Metal pads
a special silicon-on-insulator (SOI) wafer is used. 	 700 (see elements 525 of FIG. 5) are disposed at the sides of
FIG. 9A shows the starting wafer which comprises a ther- 	 the wafer. Those pads are connected with ILD 610 by means
mal oxide layer 410 buried between a low-doped thick silicon	 of interconnect metal 710. Arrows 720 represent the exten-
wafer (could bep or n type) 420 and device silicon (e.g., 5 µm 45 sion of an individual die forming an imaging array to be
thick with 2xI0 14/cm3 boron doping) 430. The thick silicon 	 obtained by dicing in accordance with the fourth step of FIG.
wafer 420 can be used as handle wafer for mechanical sup- 	 8. Elements located in regions 730 at the sides of the wafer,
port.	 including metal pads 700 and interconnect metal 710, form
Although starting with a SOI wafer, a conventional bulk 	 non-imaging support electronics. Therefore, a wafer obtained
CMOS process flow is used to generate CMOS imagers 50 in accordance with the present disclosure will contain two
through implantation, oxidation, ILD, metal deposition and 	 side regions 730 and a plurality of imaging array regions to be
patterning at wafer level. Any bulk CMOS process can be	 diced into individual dies and packaged.
used, for example a bulk CMOS process optimized for imag- 	 FIGS. 11 and 12 show a further embodiment in accordance
ing. After CMOS fabrication, the structure shown in FIG. 9B	 with the present disclosure. In FIG. 11, the imaging chip is
is obtained, where a device layer 440 and ILD 450 are also 55 divided into two sections: a first area 810 containing an imag-
shown.	 ing array, and a second area 820 containing CMOS periph-
In order to prepare for backside illumination, the structure	 eral/signal processing circuits. The imaging array and CMOS
is bonded to a glass wafer 460 for mechanical support, as 	 circuits are built on the device silicon 830 (see also element
shown in FIG. 9C. 	 430 in FIGS. 8A-8E) residing on the standard SOI wafer (see
In the step shown in FIG. 9D, the silicon handle wafer 420 6o also FIG. 9A) using a standard bulk CMOS imager compat-
is removed, through mechanical grinding, wet etching and/or 	 ible fabrication process.
RIE etching (reactive ion etching), for example. The buried	 Unlike a traditional SOI silicon thickness of <0.5 µm, the
S'02 layer 410 provides a natural etch stop, generating a 	 preferred device silicon thickness of the structures in accor-
uniformly planar back surface. 	 dance with the present disclosure is of about 3 µm to about 10
In addition, the resultant structure is self-passivated, since 65 µm, in order to provide sufficient optical response.
it comprises a thermally grown S'—S'02 interface that will be
	 Given the silicon thickness, a bulk-CMOS process is pref-
exposed to light during imaging. Termination of siliconby the 	 erably used for fabrication of the devices in accordance with
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the present disclosure, although the wafer is of SOI-type. The
use of a bulk-CMOS process is advantageous, since all state-
of-the-art CMOS imager processes are of the bulk-CMOS
type. Thus, the structure in accordance with the present dis-
closure enables high quality CMOS imager implementation
by mixing two diverse elements: the application of a bulk-
CMOS process on a new SOI-type starting material.
The doping concentrations of the different silicon layers
are shown in the following table:
Layer	 Thickness	 type	 concentration
Device silicon	 3-10 µm	 P	 l x 10 14-1 x 1015/cm3
P-well	 0.5-1 µm	 P	 5 x 10 16-5 x 1017/cm3
N-well	 1-2 µm	 N	 5 x 10 16-5 x 1017/cm3
The doping concentrations shown in the table are only
approximate, and will be changed based on specific fabrica-
tion recipes used. The doping concentration of the device
silicon 830 is chosen based on the thickness of the device
silicon, which is again based on the degree of the required red
response. As the device silicon thickness is increased, the
doping concentration will be reduced in order to increase the
depletionregion thickness, and minimize the amount of unde-
pleted silicon. Minimization of undepleted silicon is impor-
tant for both an improvement in quantum efficiency (and
hence sensitivity) and cross-talk performance. Thus, the start-
ing material can be optimized for the required red response by
changing the thickness of the silicon and its doping concen-
tration.
Turning to FIG. 11, following a bulk-CMOS process flow,
the imager array and the support electronics circuits are fab-
ricated as follows. All MOS devices reside in the n-well 840
and p-well 850 that are implanted from the front side. Devices
are isolated from each other by using isolation oxides (ther-
mal and/or deposited) in form of LOCOS or STI (shallow
trench isolation) structures. FIG. 11 shows an STI isolation
structure with STI elements 860. In the process, the photo-
diode is also formed, between the n-well and the p-type
device silicon layer.
Following the above steps, the gate oxide is grown, fol-
lowed by MOSFET polysilicon gate 870 deposition and pat-
terning. The source-drain (S/D) implants 880 (N+), 890 (P+)
are carried out in a self-aligned fashion (aligned to the respec-
tive polysilicon gates 870) to complete the MOSFET forma-
tion. The FETs in the pixels are labeled S (Select FET), R
(Reset FET), and S (Source follower FET). The pixel circuit
is shown in FIG. 12.
As shown in FIGS. 11 and 12, the cathode of the photo-
diode or the n-well 840 is connected to the source 880 of the
R FET. The S/D implants (e.g., 880, 890) and gates 870 are
connected by metal lines 900 that are separated from each
other and the silicon by deposited ILD stacks that are typi-
cally comprised of oxides and nitrides.
While several illustrative embodiments of the invention
have been shown and described in the above description,
numerous variations and alternative embodiments will occur
to those skilled in the art. Such variations and alternative
embodiments are contemplated, and can be made without
departing from the scope of the invention as defined in the
appended claims.
What is claimed is:
1. A backside illuminated imaging structure comprising
a passivation layer;
10
• silicon layer connected with the passivation layer, acting
as a junction anode, the silicon layer adapted to convert
light passing through the passivation layer and collected
by the imaging structure to photoelectrons;
5 a semiconductor well of a first conductivity type, located
opposite the passivation layer with respect to the silicon
layer, acting as a junction cathode;
• transistor connected to the imaging structure, wherein a
doped region of the transistor is located within the sili-
10	 con layer; and
• reflector layer adapted to receive photons passing through
the silicon layer and to reflect the photons back to the
silicon layer.
2. The structure of claim 1, further comprising metal pads
15 facing an illumination side of the structure.
3. The structure of claim 1, further comprising:
an anti-reflection coating and a microlens, located above
the passivation layer.
4. The structure of claim 3, further comprising a color filter.
20 5. The structure of claim 4, wherein the passivation layer is
directly connected with the silicon layer, the anti-reflection
coating is directly connected with the passivation layer, and
the color filter is directly connected with the anti-reflection
coating.
25 6. The structure of claim 1, wherein the silicon layer com-
prises an implanted region of a second conductivity type
different from the first conductivity type.
7. The structure of claim 1, further comprising a substrate.
8. The structure of claim 7, wherein the substrate is a glass
30 or organic substrate.
9. The structure of claim 1, further comprising intercon-
nection metal layers.
10. The structure of claim 9, wherein the interconnection
metal layers are separated by dielectric.
35	 11. The structure of claim 10, wherein the reflector layer is
embedded in the dielectric.
12. The structure of claim 1, wherein the reflector layer is
a metal layer.
13. A CMOS imager comprising the structure of claim 1.
40	 14. A CCD imager comprising the structure of claim 1.
15.A backside illuminated imaging structure, comprising:
• base layer;
• silicon device layer connected with the base layer,
wherein light is absorbed in the silicon device layer,
45 through a surface of the silicon device layer not con-
nected with the base layer, without passing through the
base layer;
• transistor connected to the photodiode array, wherein the
transistor is located in its entirety within at least one of
50	 the silicon layer and the inter-layer dielectric; and
metal pads, residing on an illumination side of the structure
and connected with the surface of the silicon device
layer not connected with the base layer.
16. The structure of claim 15, further comprising a reflector
55 layer adapted to receive photons passing through the silicon
device layer and to reflect the photons back to the silicon
device layer.
17. A wafer comprising:
a passivation layer;
60	 a silicon layer connected with the passivation layer, the
silicon layer comprising a photodiode array, adapted to
convert light passing through the passivation layer;
inter-layer dielectric connected with the silicon layer;
• transistor connected to the photodiode array, wherein the
65	 transistor is located in its entirety within at least one of
the silicon layer and the inter-layer dielectric;
• base connected with the inter-layer dielectric; and
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a plurality of metal pads connected with the passivation
layer.
18.The wafer of claim 17, further comprising a plurality of
metal reflectors located in the inter-layer dielectric.
19. The wafer of claim 17, further comprising an anti-
reflection layer located above the passivation layer.
20. The wafer of claim 17, further comprising a microlens
array located above the passivation layer.
21. The wafer of claim 20, further comprising a color filter
array, located under the microlens array.
22. The wafer of claim 17, further comprising a plurality of
MOS gates located in the inter-layer dielectric and connected
with the photodiode array.
23. A light detection method comprising:
providing a junction comprising a junction cathode and a
silicon layer acting as a junction anode;
connecting a passivation layer to the silicon layer on a side
of the silicon layer opposite the junction cathode;
inputting light to the silicon layer through the passivation
layer, whereby light is detected in the silicon layer; and
providing a reflector to receive photons passing through the
silicon layer and to reflect the photons back to the silicon
layer; and providing non-imaging support electronics in
the silicon layer.
12
24. The method of claim 23, wherein the silicon layer is an
epitaxial silicon layer.
25. The method of claim 23, wherein the junction is part of
• CMOS imager.
s	 26. The method of claim 23, wherein the junction is part of
• CCD imager.
27. The method of claim 24, further comprising:
providing interconnection metal layers separated by
dielectric, wherein, prior to detection, light does not pass
10	 through the dielectric.
28. An illumination method comprising:
providing a base layer;
providing a silicon device layer having a first surface not
connected with the base layer and a second surface con-
es	 nected with the base layer;
connecting metal pads on a same side of the silicon device
layer as the first surface of the silicon device layer with
the first surface of the silicon device layer;
impinging light through the first surface of the silicon
20	 device layer;
providing non-imaging support electronics in the silicon
device layer; and
absorbing light in the silicon device layer.
